7.7    CONCLUSIONS

This chapter has addressed the systolic architecture design methodology where many systolic architectures can be designed for any given regular iterative algorithm using linear mapping or projection techniques. The methodology is illustrated using FIR filters and matrix-matrix multiplications as examples. For theory of multilevel systolic mapping, the readers are referred to [10].

Get VLSI Digital Signal Processing Systems: Design and Implementation now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.