O'Reilly logo

VLSI Digital Signal Processing Systems: Design and Implementation by Keshab K. Parhi

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

6.4    REGISTER MINIMIZATION IN FOLDED ARCHITECTURES

The register minimization techniques described in Section 6.3 can be used to synthesize control circuits in folded architectures that use the minimum possible number of registers. The basic procedure is as follows:

  1. Perform retiming for folding (see Section 6.2).

    image

    Fig. 6.12    The architecture corresponding to the allocation table in Fig. 6.10(b) for the 3 × 3 matrix transposer.

    image

    Fig. 6.13    The architecture corresponding to the allocation table in Fig. 6.11(b).

  2. Write the folding equations (see Section 6.2).
  3. Use the folding equations to construct a lifetime table.
  4. Draw the lifetime chart and determine the required number of registers (see Section 6.3.1).
  5. Perform forward-backward register allocation (see Section 6.3.2).
  6. Draw the folded architecture that uses the minimum number of registers.

This procedure is demonstrated in this section with 2 examples.

6.4.1    Biquad Filter Example

In this example, a minimum-register architecture is constructed for the DFG in Fig. 6.5. The DFG after retiming for folding is shown in Fig. 6.3, and the folding equations for this DFG are given in (6.2). The folded architecture without any register minimization is shown in Fig. 6.4. This architecture uses 6 registers (the 3 pipelining registers that ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required