REFERENCES

1. M. Pedram, “Power minimization in IC design: principles and applications,” ACM Trans. on Design Automation of Electronic Systems, vol. 1, no. 1, pp. 3–56, Jan. 1996.

2. F. N. Najm, “Transition density: a new measure of activity in digital circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 2, pp. 310–323, Feb. 1993.

3. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. MA: Addison-Wesley, 1994.

4. S. Turgis, N. Azemard, and D. Auvergne, “Explicit evaluation of short circuit power dissipation for CMOS logic structures,” in Proc. IEEE International Symposium on Low Power Design, pp. 129–134, April 1995.

5. A. Papoulis, Probability, random variables, and stochastic processes. McGraw-Hill, 2nd ed., 1984.

6. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid State Circuits, vol. 27, no. 4, pp. 473–483, April 1992.

7. T. Kobayashi and T. Sakurai, “Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), pp. 271–274, May 1994.

8. J. H. Satyanarayana, Design of Low-Power DSP Systems, Ph.D. Thesis, University of Minnesota, 1998.

9. M. Berkelaar and J. Jess, “Gate sizing in MOS digital circuits with linear programming,” in Proc. ACM European Design Automation Conference (EDAC), pp. 217–221, 1990.

10. Y. Tamiya, Y. Matsunaga, and M. Fujita, “LP based cell ...

Get VLSI Digital Signal Processing Systems: Design and Implementation now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.