VLSI Digital Signal Processing Systems: Design and Implementation

REFERENCES

1.  M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, “Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 2, pp. 151–165, Feb. 1996.

2.  A. Chatterjee, R. K. Roy, and M. A. d’Abreu, “Greedy hardware optimization for linear digital circuits using number splitting and refactorization,” IEEE Thins. on VLSI Systems, vol. 1, no. 4, pp. 423–431, Dec. 1993.

3.  R. I. Hartley and K. K. Parhi, Digit-Serial Computation . Kluwer, 1995.

4. M. Potkonjak, M. B. Srivastava, and A. Chandrakasan, “Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching,” in DAC-94, Proceedings of the 31st ACM/IEEE Design Automation Conference, pp. 189–194, 1994.

5.  A. Chatterjee and R. K. Roy, “An architectural transformation program for optimization of digital systems by multi-level decomposition,” in 30th ACM/IEEE Design Automation Conference, (Atlanta, GA), pp. 343–348, May 1993.

6.  H. Nguyen, A. Chatterjee, and R. K Roy, “Activity measures for fast relative power estimation directed numerical transformation for low power DSP synthesis,” Journal of VLSI Signal Processing Systems, vol. 18, no. 1, pp. 25–38, Jan. 1998.

7.  A. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools. Addison-Wesley, 1986.

8.  B. Gordon, N. Chaddha, and T. Meng, “A ...