List of Figures
Figure 1-1 Typical Design Flow
Figure 2-1 Top-down Design Methodology
Figure 2-2 Bottom-up Design Methodology
Figure 2-3 Ripple Carry Counter
Figure 2-4 T-flipflop
Figure 2-5 Design Hierarchy
Figure 2-6 Stimulus Block Instantiates Design Block
Figure 2-7 Stimulus and Design Blocks Instantiated in a Dummy Top-Level Module
Figure 2-8 Stimulus and Output Waveforms
Figure 3-1 Example of Nets
Figure 4-1 Components of a Verilog Module
Figure 4-2 SR Latch
Figure 4-3 I/O Ports for Top and Full Adder
Figure 4-4 Port Connection Rules
Figure 4-5 Design Hierarchy for SR Latch Simulation
Figure 5-1 Basic Gates
Figure 5-2 Buf and Not Gates
Figure 5-3 Gates Bufif and Notif
Figure 5-4 4-to-1 Multiplexer
Figure 5-5 Logic Diagram for Multiplexer
Figure 5-6 1-bit Full ...
Get Verilog® HDL: A Guide to Digital Design and Synthesis, Second Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.