Acknowledgments

This book is the result of a collaborative effort among the three co-authors that has spanned a couple of years. During this long process several colleagues, peers, friends, and relatives have contributed useful technical material, advice, critique, and encouragement for which we express our sincere gratitude.

Some of the material used in Chapters 3 and 4 is drawn from a joint survey co-written with Aarti Gupta at NEC Labs, New Jersey, and Armin Biere at Johannes Kepler University, Austria. We would like to thank them for their technical contributions to these chapters.

We would like to thank the following people for their contributions to Chapters 5, 6, and 7: Thanyapat Sakunkonchak, Yoshihisa Kojima, Ken Tanabe, Takeshi Matsumoto, ...

Get Verification Techniques for System-Level Design now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.