Index

Symbols

δ delay 
VHDL 209
T  See response acquisition T
Δ  See stimulus application Δ
@ term 
SysVer 250
# term 
SysVer 250, 276
'ifdef 
SysVer 256
1's complement (1'C) 248, 374, 473
2's complement (2'C) 203, 205, 248, 448, 473
7400 family 5

A

Abelian (semi)group 170, 171
abstract, see cell abstract 1
acknowledge line 450
active edge 396, 402, 441, 497
active-low 384, 498
actual responses 308, 341
Ada 191
adaptive computing, see reconfigurable processing unit 63
add-compare-select 156
adder 372, 474
adjacent state assignment 541
adjustable delay line 421
after clause 
VHDL 209, 276
aggregate computation 142
agility 61, 63
algebraic field 170, 171
algebraic structure 170
algebraic transform 116, 142, 155
algorithm 66
algorithm transform  ...

Get Top-Down Digital VLSI Design now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.

Start your free trial