Setting Up the SMI Handler in SM Memory
In a system where the SM RAM address range is separate and distinct from system RAM memory, the SM handler must get loaded into the SM RAM in some manner at startup time. In such a system, the system board logic must provide a programmable method of mapping the SM RAM into system memory space when the processor is not in SMM. This enables startup software to load the appropriate code and data into the SM RAM space before the chipset sends an SMI to the processor for the first time.
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
