Chapter 56. Pentium® 4 Software Enhancements

The Previous Chapter

This chapter provides a detailed description of FSB signal that were not described in earlier chapters.

This Chapter

This chapter provides a detailed description of the software enhancements implemented in the Pentium® 4 processor. This includes:

  • Miscellaneous New Instructions.

  • Enhanced CPUID Instruction.

  • The SSE2 Instruction Set.

  • The SSE3 Instruction Set.

  • Local APIC Enhancements.

  • The Thermal Monitoring Facilities.

  • FPU Enhancement.

  • The MSRs.

  • The Machine Check Architecture.

  • Last Branch, Interrupt, and Exception Recording.

  • The Debug Store (DS) Mechanism.

  • New Exceptions.

  • The Performance Monitoring Facility.

The Next Chapter

This chapter describes the characteristics of the Xeon processor based ...

Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.