Minimum One BCLK Response Time
The protocol is defined in a manner that always allows a minimum of one BCLK cycle after a condition is detected before an agent must present a reply. As an example, refer to Figure 43-9 on page 1135. Assume that a processor detects that it has acquired bus ownership on the rising-edge of BCLK0 in BCLK cycle 1. It takes action on this by assuming bus ownership starting on the rising-edge of BCLK0 in BCLK cycle 2 and driving out its transaction request onto the appropriate signals. In no case does a FSB agent have to present its reply during the same BCLK cycle in which it detected a condition.
Figure 43-9. Sample-to-Reply Interval
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
