Enabling/Disabling the Caches
The caches are enabled or disabled using the CD and NW bits in CR0 (see Table 40-1 on page 1013).
| CR0[CD] | CR0[NW] | Description |
|---|---|---|
| 0 | 0 | Caching is fully enabled. |
| 0 | 1 | Invalid and Reserved. |
| 1 | 0 | The cache is locked. No new lines are loaded into the cache, but cache lookups are performed. |
| 1 | 1 | Caching is fully disabled. |
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
