Bus Parking Option
Description
When a Pentium® 4 processor needs to perform a transaction on the FSB, it asserts its BR0# (Bus Request 0) output. This informs the other processor(s) and the chipset that the processor needs to initiate a transaction. When the other FSB agents agree to pass ownership of the Request Phase signal group to the processor, the processor starts its transaction. In the BCLK cycle in which it starts its transaction, the processor does one of two things:
It deasserts its BR0# output to indicate that after the Request Phase is complete, it is surrendering ownership of the Request Phase Signal group. It does this either because it does not need to issue any additional transaction requests, or it has detected that one or more ...
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
