The L1 Code Cache
Services instruction fetch requests issued by the instruction prefetcher. The L1 Code Cache services instruction fetch requests issued by the Instruction Prefetcher. When a miss occurs, the L1 Code Cache forwards the request to the L2 Cache for fulfillment (over the BSB).
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
