The Unified L2 Cache
When a lookup in the L1 Data or the L1 Code Cache results in a cache miss, the cache forwards the request to the L2 Cache for fulfillment. In the event of an L2 Cache miss, the cache forwards the request to the FSB Interface Unit to be fulfilled from system memory.
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
