O'Reilly logo

The Definitive Guide to the ARM Cortex-M3, 2nd Edition by Joseph Yiu

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

CHAPTER 3

Cortex-M3 Basics

Publisher Summary

In this chapter the basics of Cortex-M3 basics have been discussed in detail. It explains the registers of Cortex-M3 processor, their general purpose and the difference between low registers and high registers. The readers also get an idea about the basic concept of Stack Memory, Vector Table, the PUSH and POP operations as well as Special Registers and its uses. The Cortex-M3 processor supports two modes and two privilege levels as well as a number of exceptions. This includes a fixed number of system exceptions and a number of interrupts, which is commonly called IRQ.

3.1 Registers

As we've seen, the Cortex™-M3 processor has registers R0 through R15 and a number of special registers. R0 through R12 are ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required