O'Reilly logo

The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition by Joseph Yiu

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Chapter 10

Operating System Support Features

Abstract

This chapter covers an overview of the features in the Cortex®-M0 and Cortex-M0+ processor for Operating System support, then move on to the details of these features including the SysTick timer, the banked stack pointer, SVCall and PendSV exceptions, and how context switching works in a Cortex-M processor with program examples.

Keywords

Context Switching; OS support features; PendSV exception; Proces Stack pointer; Real-time Operating System (RTOS); SVC instruction and SVCall exception; SysTick timer

10.1. Overview of OS Support Features

The Cortex®-M0 and Cortex-M0+ processors include a number of features targeting at embedded Operating System (OS) support. These include:
• A System Tick (SysTick) ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required