Index

Access control list (ACL)

Architecture software architecture

system architecture

Gaudi project

system architecture forum

Asymmetric multiprocessing (AMP)

Authentication, authorization and accounting (AAA)

Bound multiprocessing (BMP)

Classification

Control plane

Cryptography

Data plane

Extensible markup language (XML)

Document Type Definition (DTD)

Examplotron

RELAX NG

Schematron

simple object access protocol (SOAP),

XML schema

XML-RPC

XPath

XSLT data transformation

Hardware acceleration

AdvancedTCA (ATCA)

rear transition module (RTM)

ASIC

ASSP

backplane

blades

cache

chassis

direct memory access

DSP

field replaceable unit (FRU)

form factor

pizza box

FPGA

Block RAM

look up table (LUT)

graphics processing unit (GPU)

input/output (I/O)

interconnect,

1 Gigabit ethernet

10 Gigabit 10GBASE-KR

10 Gigabit 10GBASE-KX4

10 Gigabit ethernet

100 Mbps fast ethernet

40 Gigabit 40GBASE-KR4

advanced switching

Aurora

common switch interface (CSIX)

CX4

E1

E3

ECTF H.110

ethernet

Fibre Channel

GMII

HiGig

HyperTransport

InfiniBand

Interlaken

ISA

LA-1

Myrinet

network processing forum streaming

interface (NPSI)

OC-12

OC-192

OC-3

OC-48

OC-768

PCI

CompactPCI

CompactPCI Express

PCI bridge

PCI Express (PCIe)

PCI-X

POS-PHY

PRS

RapidIO

RMII

RXAUI

SGMII

SPAUI

StarFabric

system packet interface level 3 (SPI-3),

system packet interface level 4 (SPI-4),

T1

T3

USB

UTOPIA

XAUI

iWARP

line cards

memory,

DDR2

DDR3

ECC

FB-DIMM

GDDR3 278

GDDR5 278

parity protection

RLDRAM

SRAM

mezzanine

advanced mezzanine card (AMC), ...

Get System Design for Telecommunication Gateways now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.