O'Reilly logo

PCI Express System Architecture by MindShare, Inc, Ravi Budruk, Don Anderson, Tom Shanley

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Receive Logic Details

Figure 11-20 shows the receiver logic of the Logical Physical Layer. This section describes packet processing from the time the data is received serially on each Lane until the packet byte stream is clocked to the Data Link Layer.

Figure 11-20. Physical Layer Receive Logic Details

Figure 11-21 illustrates the receiver logic's front end on each Lane. This is comprised of:

  • The differential receiver.

  • The Rx Clock recovery logic.

  • The COM symbol and Ordered-Set detector.

  • The Serial-to-Parallel converter (Deserializer).

  • The Lane-to-Lane De-Skew logic (delay circuit).

  • The Elastic Buffer and Clock Tolerance Compensation logic.

Figure ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required