[bib02_1] [1] B. Ackland, et al., “A Single Chip, 1.6-Billion, 16-b MAC/s Multiprocessor DSP,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, March 2000.
[bib02_2] [2] A. Adriahantenana and A. Greiner, “Micro-network for SoC: Implementation of a 32-Bit SPIN Network,” Design Automation and Test in Europe Conference, 2003, pp. 1128–1129.
[bib02_3] [3] A. Agrawal, “Raw Computation,” Scientific American, Vol. 281, No. 2 August 1999, pp. 44–47.
[bib02_4] [4] P. Aldworth, “System-on-a-Chip Bus Architecture for Embedded Applications,” IEEE International Conference on Computer Design, 1999, pp. 297– 298.
[bib02_5] [5] M. Alho and J. Nurmi, “Implementation for Interface Router IP for Proteo Network on Chip,” Proceedings of the International Workshop ...
Get Networks on Chips now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
