8.6. Results
This section presents the results of some explorations that we performed, by evaluating the different mapping scenarios listed in Figure 8-13 for the transmitter application shown in Figure 8-7, using the architectural model of the datapath shown in Figure 8-8.
We report the global latency and throughput effects of the architectural choices, such as memory configuration (single port versus multiple ports),
Figure 8-13. Explored design space for transmitter application.
communication refinement (direct connect versus shared memory), and ...
Get Multiprocessor Systems-on-Chips now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
