Chapter 2
| A1: | What conflicts would result if these principal structures were visible? |
| A2: | How many different buses are there on a typical “IBM-compatible” PC? Does the same software run on these machines with different buses? |
| A3: | 37. |
| A4: | Is a human memory addressed by storage locations or by contents? |
| A5: | 16; 0 … 15. |
| A6: | At least 17 bits are needed. |
| A7: | Play the role of the computer, following the process of fetching and executing an instruction. |
| A8: | Every instruction could contain the address of the next instruction. |
| A9: | 16 TiB; 1 PiB. |
| A10: | 46. |
| A11: | Perhaps first compute 96 ln 2. |
| A12: | There are four information units and at least five data types for the Itanium architecture discussed in this chapter. |
| A13: | Consider, by analogy, whether the decimal numbers ... |
Get Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
