10.2. Diamond 570T CPU Core Interfaces

As shown in Figure 10.3, the Diamond 570T CPU core has a 64-bit implementation of the Xtensa PIF (main processor interface) bus and separate interfaces for the 2-way set-associative instruction and data caches. The Diamond 570T CPU core also has 64-bit interfaces for local instruction and data memories, and a 64-bit XLMI port.

Figure 10.3. The Diamond 570T CPU core has a 64-bit implementation of the Xtensa PIF (main processor interface) bus and separate 64-bit interfaces for the 2-way, set-associative instruction and data caches; 64-bit interfaces for local instruction and data memories; and a 64-bit XLMI port.

Get Designing SOCs with Configured Cores now with the O’Reilly learning platform.

O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.