6.11. Synchronization Instructions
All Diamond processor cores except the 232L implement the multiprocessor synchronization instructions listed in Table 6.8. These instructions can be used to implement communications structures such as semaphores between multiple tasks and multiple processors.
| Instruction mnemonic | Instruction definition |
|---|---|
| L32AI | Load with non-speculative characteristics. Forces all subsequent loads and stores to occur after completion of the L32AI instruction. |
| S32RI | Store with non-speculative characteristics. Forces all previous stores to complete before initiation of S32RI-initiated store operation. |
| S32C1I | Atomic conditional store used for updating synchronization variables in memory. |
Get Designing SOCs with Configured Cores now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
