5.6. The PIF
The configurable PIF is the main-bus interface for Xtensa and Diamond Standard Series microprocessor cores. Xtensa PIFs can be configured to be 32, 64, or 128 bits wide. Pre-configured Diamond Standard Series processor cores have pre-configured PIF widths and the width depends on the Diamond core selected—higher performance Diamond cores have wider PIFs.
All Xtensa and Diamond core PIFs support single-data transactions (transactions that are less than or equal to the size of the data buses) as well as block transactions where several data-bus widths of data are input or output using multiple PIF-transaction cycles. The PIF employs a split-transaction protocol that accommodates multiple outstanding transaction requests. The PIF-transaction ...
Get Designing SOCs with Configured Cores now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
