5.3. Memory Interfaces
Xtensa and Diamond Standard Series microprocessor cores have a number of local-memory interfaces that allow fast access to instructions and data over a wide range of different architectural configurations. Several memory-specific interface types are supported:
Instruction and data cache memory
Local RAM
Local ROM
XLMI (high-speed local data bus).
Get Designing SOCs with Configured Cores now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
