Computer System Designs: System-on-Chip

REFERENCES

[1] S. Abraham and K. Padmanabhan, “Performance of direct binary n-cube networks for multiprocessors,” IEEE Transactions on Computers, 38(7):1000–1111, 1989.

[2] Actel, Axcelerator Family FPGAs, v2.8, 2009.

[3] Actel, IGLOO Handbook, v1.2, 2009.

[4] Actel, ProASIC Plus Family Flash FPGAs, v3.5, 2004.

[5] Actel, ProASIC3 Handbook, v1.4, 2009.

[6] F. Agakov et al., “Using machine learning to focus iterative optimization,” Pro­ceedings of the International Symposium on Code Generation and Optimization, IEEE, 2006, pp. 295–305.

[7] A. Agarwal, Analysis of Cache Performance of Operating Systems and Multi­programming, PhD thesis, Computer Systems Laboratory, Stanford University, published as CSL-TR-87-332, 1987.

[8] A. Agarwal, “Limits on interconnection network performance,” IEEE Transac­tions on Parallel and Distributed Systems, 2(4):398–412, 1991.

[9] K. Ajo, A. Okamura and M. Motomura, “Wrapper-based bus implementation techniques for performance improvement and cost reduction,” IEEE Journal of Solid-State Circuits, 39(5):804–817, 2004.

[10] Altera, Avalon Interface Specifications, Version 1.2, 2009.

[11] Altera, Nios embedded processor, http://www.altera.com/products/ip/processors/nios/nio-index.html, 2010.

[12] Altera, Nios II Processor Reference Handbook Ver. 9.1, 2009.

[13] Altera, Nios II Performance Benchmarks, 2010.

[14] Altera, Stratix II Device Handbook, SII5V1-4.4, 2009.

[15] Altera, Stratix III Device Handbook, Version 2.0, 2010.

[16] Altera, ...