Index
A, C, D
- active contour model
- ASIC
- C-to-RTL synthesis
- CDMS4HLS strategy
- CUDA
- digital image
- digital signal processor (DSP)
- discrete cosine transform (DCT)
E, F, G
- electronic design
- automation tools
- finite state machine (FSM),
- FPGA
- function inline
- generic algorithm
- graphics processing unit (GPU)
H, I
- hardware platforms
- HEVC compression standard
- high level synthesis (HLS)
- image
- acquisition
- segmentation
- stereo matching
- instruction level parallelism (ILP)
- intellectual property (IP) blocks
K, L, M
- KM light-tissue interaction model
- lattice Boltzmann method (LBM)
- level set equation
- loop
- manipulation
- unwinding
- Matlab-to-RTL conversion
- medical image processing
- minimum mandatory
- modules (M3) methodology
- multi-spectral imaging
O, P, R
- OpenCL
- operation complexity
- parallel processing
- rapid prototyping
- real-time system
- reconfigurable instruction set processors (RISP)
S, V
- signal processing
- skin lesion assessment
- soft-core processors
- source code optimization
- source-to-source (S2S) compilers
- SW/HW co-design
- system-on-chips (SoC)
- very high resolution (VHR) image
- very high-level synthesis (VHLS)
Get Architecture-Aware Optimization Strategies in Real-time Image Processing now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
