O'Reilly logo
  • Hyunho Jo thinks this is interesting:

Synthesis is a process of converting HDL to logic gates.

From

Cover of Verilog Coding for Logic Synthesis

Note

Verilog 코드를 logical gate 로 변환