O'Reilly logo
  • Michal Kopacz thinks this is interesting:

 |   4‘b0

From

Cover of Real World FPGA Design with Verilog

Note

Error should be &